

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
Chi-Hsing Hsu	JCLA8288-D	5651	
	EXAM	INER	
	NGUYEN, KHIEM D		
	ART UNIT	PAPER NUMBER	
	2823		
		Chi-Hsing Hsu JCLA8288-D EXAM NGUYEN, ART UNIT	

DATE MAILED: 12/23/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

				AV		
		Application No.	Applicant(s)	У		
Office Action Summary		10/767,623	HSU ET AL.			
		Examiner	Art Unit	•		
		Khiem D. Nguyen	2823			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the	correspondence address	-		
WHIC - Exte after - If NC - Failu Any earn	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE OF THE MAIL	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tile 17(iii) apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on <u>04 Oc</u>	<u>ctober 2005</u> .				
'=	∑ This action is FINAL. 2b) This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.			
Dispositi	ion of Claims					
4)⊠	Claim(s) 6-13 and 18-25 is/are pending in the a	application.				
	4a) Of the above claim(s) is/are withdraw	vn from consideration.				
5)	Claim(s) is/are allowed.					
	Claim(s) 6-13 and 18-25 is/are rejected.					
·	Claim(s) is/are objected to.					
8)[_	Claim(s) are subject to restriction and/or	relection requirement.				
Applicati	ion Papers					
9)[The specification is objected to by the Examine	r.				
10)🖂	10)⊠ The drawing(s) filed on <u>28 January 2004</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.					
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).			
_	Replacement drawing sheet(s) including the correct		•			
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	e Action or form PTO-152.			
Priority (ınder 35 U.S.C. § 119					
12) 又	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a	ı)-(d) or (f).			
	☑ All b)☐ Some * c)☐ None of:	,	, , , , , ,			
	1. Certified copies of the priority documents	s have been received.				
	2. Certified copies of the priority documents	s have been received in Applicat	ion No. <u>10/144,121</u> .			
	3. Copies of the certified copies of the prior	ity documents have been receiv	ed in this National Stage			
	application from the International Bureau	ı (PCT Rule 17.2(a)).				
* (See the attached detailed Office action for a list	of the certified copies not receive	ed.			
Attachmen	ut(e)					
_	ce of References Cited (PTO-892)	4) Interview Summary	/ (PTO-413)			
2) Notic	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	ete			
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	5) Notice of Informal I	Patent Application (PTO-152)			

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 6-13 and 18-25 are rejected under 35 U.S.C. 102(b) as being anticipated by Cheng (U.S. Patent 6,353,999).

In re claim 6, <u>Cheng</u> discloses that a process for forming a semiconductor packaging substrate, comprising: forming a laminated circuit 216 having a first surface and a second surface opposite to the first surface, wherein the laminated circuit has a plurality of patterned internal metal layers 202b, 202c, 202d, and 202e stacked up, and has a plurality of internal insulation layers 200 each of which is interposed between two adjacent internal metal layers 202b, 202c, 202d, and 202e; forming at least one contact via (unlabeled) through the internal metal layers 202b, 202c, 202d, and 202e and the internal insulation layers 200, such that the internal metal layers 202b, 202c, 202d, and 202e electrically connect to one another (col. 3, lines 39-55 and FIG. 6);

forming a first external insulation layer 214 (top) and a second external insulation layer 214 (bottom) respectively on the first surface and the second surface of the laminated circuit 216, wherein the first external insulation layer 214 (top) has at least one first opening 210 and the external second insulation layer 214 (bottom) has at least one second opening 212; forming a first via 218 (top) in the first opening 210 and a second

via 218 (bottom) in the second opening 212; forming a first external metal layer 202a on the first external insulation layer 214 (top) and a second external metal layer 202f on the second external insulation layer 214 (bottom), wherein the first 202a and second external metal layers 202f are electrically connected to the internal metal layers 202b, 202c, 202d, and 202e of the laminated circuit respectively through the first and second vias, and wherein the first external metal layer has a plurality of first externally exposed areas and the second external metal layer has a plurality of second externally exposed areas (col. 3, line 56 to col. 4, line 17 and FIG. 6).




FIG. 6

In re claim 7, <u>Cheng</u> discloses that the forming the contact via (unlabeled) includes mechanically drilling and plating on the laminated circuit 216 (col. 3, lines 48-55).

Art Unit: 2823

In re claim 8, <u>Cheng</u> discloses that the forming the first 218 (top) and the second vias 218 (bottom) includes non-mechanically drilling an plating on the first 214 (top) and second 214 (bottom) external insulation layers, respectively (col. 3, line 63 to col. 4, line 17 and FIG. 6).

In re claim 9, <u>Cheng</u> discloses that the non-mechanically drill is selected from a group consisting of photo-via forming, laser ablating and plasma etching (col. 4, lines 3-17).

In re claim 10, <u>Cheng</u> discloses that the process of claim 6, further comprising a step of forming a first solder mask on the first external metal layer to cover the first external insulation layer and expose the first externally exposed areas, after forming the first external metal layer (FIG. 6).

In re claim 11, <u>Cheng</u> discloses that the process of claim 6, further comprising a step of forming a second solder mask on the second external metal layer to cover the second external insulation layer and expose the second externally exposed areas, after forming the second external metal layer (FIG. 6).

In re claim 12, <u>Cheng</u> discloses that the semiconductor packaging substrate is a flip-chip ball grid array packaging substrate (col. 4, lines 42-45).

In re claim 13, <u>Cheng</u> discloses that forming the internal metal layers 202b, 202c, 202d, and 202e of the laminated circuit 216 includes forming and patterning copper foils (col. 3, lines 43-55).

In re claim 18, **Cheng** discloses a process for forming a semiconductor packaging substrate, comprising:

Application/Control Number: 10/767,623

Art Unit: 2823

Performing a lamination process for forming a laminated circuit including the steps of: providing at least two sheets 200, each sheet having a patterned conductive layer 202b, 202c, 202d, 202e formed thereon; interposing a bonding sheet 200 between the two sheets; performing a thermal compression process so that the bonding sheet adheres the two sheets (col. 3, lines 39-55 and FIG. 6); and




FIG. 6

forming at least one contact via (unlabeled) through the two sheets and the bonding sheet such that the patterned conductive layers formed on the two sheets are electrically connected to each other; and performing a build-up process comprising: forming a first insulation layer 214 (top) and a second insulating layer 214 (bottom) respectively on a first surface (top) and a second surface (bottom) of the laminated circuit 216, wherein the first insulation layer comprises at least one first opening (unlabeled) and the second

Art Unit: 2823

insulation layer comprises at least one second opening (unlabeled); forming a first via in the first opening and a second via in the second opening; forming a first metal layer 202a on the first insulation layer and a second metal layer 202f on the second insulation layer, wherein the first metal layer 202a and second metal layer 202f are electrically connected to the patterned conductive layers of the laminated circuit respectively through the first and second vias 206 (col. 3, line 56 to col. 4, line 17 and FIG. 6).

In re claim 19, **Cheng** discloses that the step of forming the contact via includes mechanically drilling and plating process (col. 3, lines 48-55).

In re claim 20, <u>Cheng</u> discloses that the step of forming the first (top) and the second vias (bottom) includes non-mechanically drilling and plating process on the first **214** (top) and second **214** (bottom) external insulation layers, respectively (col. 3, line 63 to col. 4, line 17 and FIG. 6).

In re claim 21, <u>Cheng</u> discloses that the non-mechanically drilling is selected from a group consisting of photo-via forming, laser ablating and plasma etching (col. 4, lines 3-17).

In re claim 22, <u>Cheng</u> discloses that the process of claim 18, further comprising a step of forming a first solder mask on the first external metal layer to cover the first external insulation layer and expose the first externally exposed areas, after forming the first external metal layer (FIG. 6).

In re claim 23, <u>Cheng</u> discloses that the process of claim 18, further comprising a step of forming a second solder mask on the second external metal layer to cover the

second external insulation layer and expose the second externally exposed areas, after forming the second external metal layer (FIG. 6).

In re claim 24, <u>Cheng</u> discloses that the semiconductor packaging substrate is a flip-chip ball grid array packaging substrate (col. 4, lines 42-45).

In re claim 25, <u>Cheng</u> discloses that forming the internal metal layers 202b, 202c, 202d, and 202e of the laminated circuit 216 includes forming and patterning copper foils (col. 3, lines 43-55).

Response to Applicants' Amendment and Arguments

Applicant's arguments filed October 4th, 2005 have been fully considered but they are not persuasive.

Applicants contend that the reference Cheng (U.S. Patent 6,353,999) herein known as Cheng fails to teach or disclose a semiconductor packaging substrate comprising at least a laminated circuit; and forming a first external insulation layer and a second external insulation layer respectively on the first surface and the second surface of the laminated circuit as required by the proposed independent claims.

In response to Applicants' contention that Cheng fails to teach or disclose a semiconductor packaging substrate comprising at least a laminated circuit; and forming a first external insulation layer and a second external insulation layer respectively on the first surface and the second surface of the laminated circuit as required by the proposed independent claims, Examiner respectively disagrees.

Applicants are directed to (col. 3, line 36 to col. 4, line 17 and FIG. 6) where Cheng clearly disclose a semiconductor packaging substrate comprising at least a

laminated circuit 216 obtained through the intermediate steps wherein a first external insulation layer 214 (top) and a second external insulation layer (bottom) are respectively formed on the first surface (top) and the second surface (bottom) of the laminated circuit 216. Thus, Cheng does teach Applicants' claimed invention.

For this reason, Examiner holds the rejection proper.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:30 AM - 5:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/767,623 Page 9

Art Unit: 2823

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. December 18, 2005

> W. DAVID COLEMAN PRIMARY EXAMINED